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Abstract
An accurate model to analyze the dynamic behavior of two-phase switched-capacitor DC-DC converters in the
slow-switching limit regime is proposed taking into account both top and bottom parasitic capacitances as well as the
charge reusing approach. This technique features significant improvements in both gain and efficiency with respect to
existing solutions. We calculate the slow-switching limit boundary layer taking into account the parasitic capacitances
of the flying capacitors and the dynamic and parasitic effects from the switches. The model is highly accurate into this
region, featuring better accuracy in both time response and charge consumed than previous models in the literature, as
our model takes into account more real phenomena. Also, as we will show it can be used outside this region assuming
a certain accuracy loss. The model is verified by experimental results and circuit-level simulations. The model has
been implemented in an open-access web simulator, saving up to 10000× in computation time when compared to
well-known circuit-level simulators. The applicability of the model is illustrated through the optimization of charge
efficiency and time response in a typical situation for light micro-energy harvesting using Dickson, Fibonacci and
exponential solutions.
Index Terms
DC-DC power conversion, switched-capacitor circuits, time-domain analysis, transient response, energy harvest-
ing.
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I. INTRODUCTION
Switched-capacitor DC-DC converters (SCC) are becoming an indispensable component in different applications
such as micro-energy harvesting [1], [2], nonvolatile memories [3], [4] or dynamic voltage scaling (DVS) techniques
[5], [6]. Classic topologies like Dickson, also called linear (LQP) [7], Fibonacci (FQP) [8] or exponential (EQP)
[9] are particular cases of capacitive DC-DC converters, sometimes referred to as charge pumps, that rise up the
input voltage, transferring charge packets from the input to a load through a chain of N capacitors.
The input voltage of the charge pump depends on the particular application. It can be the power supply voltage
or the voltage produced by an energy transducer. Also, the kind of load depends on the final purpose of the charge
pump. For instance, current-only loads are usual in nonvolatile memories, while purely capacitive loads are common
in energy harvesting.
Concerning the charge pump circuit efficiency on integrated circuits, this is severely affected by the parasitic
capacitances associated with the flying capacitors, which depend on the manufacturing technology. This efficiency
can be improved implementing the charge reusing technique, which was introduced in the 90s [10], [11]. This
technique is applied to charge pumps in [12], [13], reaching significant improvements.
In charge pump circuits two operation limits can be distinguished. In the case where the resistive losses are
negligible, i.e. the transferring process is completed during each clock phase, the converter operates according to
the Slow Switching Limit (SSL). In the case where the resistive losses govern the charge pump behavior, i.e. a
constant current flows between capacitors and therefore the transferring process is incomplete during each clock
phase, the converter operates in the Fast Switching Limit (FSL). The particular application will dictate the operation
regime of the SCC.
Different models to study the performance of the different DC-DC converters have been reported in the literature.
Models are preferable to circuit simulations with CAD tools because of their shorter computation time. The
simulation time depends on both topology and capacitor values, but simulations which take hours or days with
CAD tools can be performed in several minutes with model-based simulators. This work shows that using the
model developed in this paper and implemented in MATLAB R© (available on-line at http://tec.citius.usc.es/simqp)
allows to save hours or days with respect to circuit-level simulations.
The paper is organized as follows. Section II discusses related work in modeling charge pump circuits. Section III
provides a model for capacitive charge pump circuits including top and bottom parasitic capacitances and the charge
reusing approach. A study of the operating region of this model is performed in Section IV, and also, the model is
validated by circuit-level simulations and experimental results and compared with previous models. In Section V
the applicability of the model is demonstrated, illustrating the design process in micro-energy harvesting. Finally,
the conclusions of the work are drawn.
II. RELATED WORK
In this section we present a review of existing charge pump models. We do not intend to review all of them but
we will comment on a representative set trying to classify them according to the operation regime, type of charge
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pump considered and whether top and bottom parasitic capacitances are taken into account.
Charge pump circuits can be studied in two different regimes, steady-state and transient-state. When a charge
pump circuit is studied in the steady-state regime, information about gain, area or efficiency can be extracted.
However, a dynamic analysis is essential in certain applications such as energy harvesting, where a time-domain
study must be done to estimate the charging time and how much efficiency the energy transducer must provide.
Methods to evaluate the performance of the different SCC in the steady-state regime were proposed in [14]–
[22]. In [14] a formal study of the theoretical performance of the FQP was realized, showing the maximum ideal
attainable output to input voltage ratio, as well as the number of switches required. Through the output impedance
of different charge pumps, a performance study in steady-state for SSL and FSL was reported in [15]. An equivalent
resistance is calculated in [16] to model the conduction losses in a charge pump at any switching frequency driving
a resistive load. A method for calculating the relationship between input and output current, and between input and
output voltages in the steady-state regime was illustrated in [17], taking into account the parasitic capacitances and
proposing an optimization procedure for the design. In [18] the resistance of the switches was taken into account for
the LQP, assuming a constant resistance. This approach permits to optimize the working frequency in steady-state.
From the charge balance law (QBL), the authors of [19] obtained the output voltage in steady-state for different
charge pumps, including parasitic capacitances. In so doing, the values of the flying capacitors can be optimized
and a comparison of the performance of the different charge pump circuits can be made. In [20] a discrete-time
numerical method to evaluate the charge pump performance in steady-state can be found. It describes the network
of capacitors with matrices and it takes into account the parasitic capacitances. Also, in [21] a method based on a
matrix description of the charge pump was used to analyze the FQP, focusing on the impact of parasitic capacitances
in steady-state. Finally, a comparison in steady-state of LQP and FQP was presented in [22]. This comparison was
realized in the SSL regime and it included the parasitic capacitances of both charge pumps.
All the studies shown above are limited to the steady-state regime despite the fact that a dynamic analysis in
the design of a charge pump driving both current and capacitive loads is very useful in practical applications. The
related work shown below addresses the topic of dynamic analysis.
In [23] a simple dynamic model of LQP was presented, but it did not take parasitic capacitances into account. In
[24] a dynamic analysis of general N-stage LQPs for both current and capacitive loads including bottom parasitic
capacitances was reported. Nevertheless, top parasitic capacitances should also be taken into account because they
deteriorate the gain of LQP [19], [22] and, consequently, its time response. In [25] a model that includes the
top parasitic capacitances for the particular case of LQP was reported. However, this model does not include an
expression for the charge consumed by the charge pump. More recently, methodologies to optimize some design
parameters based on previous models of LQP have also been published [26].
All the above mentioned work related to dynamic analysis corresponds to the LQP architecture. Because of the
structure of this linear topology, a closed-form solution for the rise times can be calculated, but for other topologies
like FQP or EQP this is not possible. In [27] a method for performing dynamic analysis of different charge pump
circuits in the SSL regime was introduced. The model is then modified to include in FSL the effect of the switches
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resistances which are supposed to be constant, resulting in inaccuracies. The model was illustrated for LQP, FQP
and EQP without parasitic capacitances. The method gives the output voltage and the accumulated charge after a
number of clock cycles.
A circuital model described with average equivalent circuits is developed in [28]. The model is built from the
conduction losses. This model is valid for small signal, transient and steady-state conditions ranging from SSL
to FSL for SCC which can be described or approximated as first order RC subcircuits. The model is illustrated
with both a non-inverting and an inverting 1:1 SCC. In [29] the model is applied to a hybrid converter with a
1:3 SCC. Even though the model is very complete, additional steps are needed to obtain the average equivalent
circuit model which represents the dynamic behavior, making the automation for complex topologies harder. Also,
parasitic capacitances, which are significant on integrated circuits, are not included in the average circuital model.
In [30] both steady-state and transient behavior of SCC are described by systems of linear equations, applying
KVL and the charge conservation law. In this paper all the parasitic resistances of a real implementation are modeled
by an equivalent resistance, whose value is calculated in a straightforward manner in SCC topologies where all
capacitors are connected in series. Nevertheless, this is not a direct step for more complex topologies or circuits
with parasitic capacitances.
In [31] the SCC topologies are modeled through first-order differential equations and applying the charge
conservation law, the voltage through all capacitors can be calculated in the SSL regime. In this paper, the authors
also introduce a new average loss-based model based on [16], where the conduction losses are modeled by an
equivalent resistance. As stated by their authors, the main disadvantages of this model are its very high nonlinear
structure and that the accurate estimation of the equivalent resistance may not be an easy task. The model does not
include parasitic capacitances either.
Finally, the dynamic model addressed in [32] includes all parasitic capacitances but, as stated by their authors,
it is very complex. The reason is that it covers the whole frequency spectrum from SSL to FSL. The complexity
of this model makes it hard to reproduce it, as numerical simulations are needed. This model can be reduced to a
first-order model, but to do this, the model must be converted to a discrete-time model, which may not be a direct
step. Also, through the first-order model it is not possible to have information about the internal dynamics of the
converter.
On the other hand, a solution to improve both efficiency and gain of capacitive charge pump circuits was reported
in [12], [13]. It consists of charge reusing by adding a clock signal and some switches linking the bottom parasitic
capacitances of the charge pumps. To the best of our knowledge, a model that reproduces the dynamic behavior of
charge pumps implementing the charge reusing technique has never been previously reported in the literature.
In this paper, we provide an accurate, simple and reproducible model for the transient analysis of any two-
phase capacitive charge pump including the charge reusing approach. The model provides both charge and voltage
time responses at every flying capacitor and at the output. The model also includes both top and bottom parasitic
capacitances and the charge pumps are considered driving both current and capacitive loads. The model is intended
for the SSL regime, where the conversion efficiency of charge pumps with parasitic capacitances is maximized
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[33]. For this reason, an expression for the determination of the SSL boundary layer will be derived. However,
as we will see, it is also possible to use the model outside the SSL regime albeit with a certain accuracy loss.
Finally, our model is validated through circuit-level simulations and experimental results, and compared with the
main models listed above, decreasing the simulation time and featuring better accuracy with respect to electrical
simulations when parasitic capacitances of both the DC-DC converter and the switches are considered.
The main contributions of this paper are: 1) our model accounts for both top and bottom flying parasitic
capacitances of DC-DC converters, which leads to better accuracy than the models reported in the literature. Also,
we propose and demonstrate that parasitic capacitances from the switches can be included as part of the top and
bottom parasitic capacitances, improving the accuracy of the model when the flying capacitors and the switch
parasitic capacitances are of the same order; 2) the model is extended to the charge reusing or recycling technique,
which might be of interest in low power applications, where the energy efficiency is a design parameter of utter
importance, like in micro-energy harvesting, DVS, or Near-Threshold Voltage (NTV) logic; 3) a methodology to
design the DC-DC converter outside the SSL regime is proposed consisting of finding the SSL boundary layer
in a given design space with a given error level when compared to the results from a circuit-level simulator. The
paper illustrates this methodology for the switching frequency-switching transistor width parameter space of any
SCC; 4) we illustrate all the above with the design of a DC-DC converter for micro-energy harvesting constraints,
showing the trade-off between time response and charge efficiency; and 5) a web simulator of the proposed model
has been developed that significantly shortens the computation time with respect to circuit-level simulators [34].
III. DYNAMIC MODEL
This section addresses the model for the transient analysis of any capacitive charge pump driving current or
capacitive loads in the SSL regime. Section III-A introduces the model with parasitic capacitances. Section III-B
extends the model for charge pumps with charge reusing. To the best of our knowledge, none of these two approaches
have been previously reported in the literature. Our model is based on the one reported in [27], which is demonstrated
for any topology of two-phase capacitive charge pumps driving current or capacitive loads in the SSL regime.
However, the model in [27] was not illustrated for charge pumps with parasitic capacitances. For the sake of clarity
and without loss of generality we will illustrate our model for a 2-stage Dickson charge pump. In Appendix B the
model is extended to two other well-known DC-DC converters, i.e., the FQP and the EQP topologies.
Fig. 1 displays the schematics of LQP with 3× gain (LQP3×) driving a capacitance load (Cs) and a current
load (Iout) with an input voltage Vin. αCj and βCj are the bottom and top parasitic capacitances of the capacitors
of the charge pump. Typically α = 0.1 and β = 0.05 on integrated circuits. These will be the values considered
throughout the paper unless stated otherwise. Fig. 2 shows a timing diagram for a charge pump, like LQP, controlled
by two non-overlapping clock signals, clk1 and clk2. In Section III-B, the model for the charge reusing approach
will be developed, which needs an additional switch driven by a third clock signal clk3. This is a very short signal
between clk1 and clk2, therefore we will assume that the waveforms of these two latter signals do not change when
clk3 is introduced.
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Fig. 1. Schematic of a 2-stage Dickson charge pump (LQP3×) with clock signals clk1 and clk2. The third clock signal, clk3, is used in the
charge reusing approach.
Fig. 2. Timing diagram with clk1 and clk2 clock signals for a standard charge pump. clk1, clk2 and clk3 are used in the charge reusing
approach. The V variables refer to the voltage across each capacitor.
A. Model with parasitic capacitances
The charge and voltage in the SSL regime at every node can be determined by KVL and KCL for every clk1
and clk2 cycle. In a general situation, this yields 3N+2 equations for a charge pump with N capacitors, which can
be expressed in matrix formulation.
Analyzing the particular case of the LQP3× shown in Fig. 1, first we will consider the situation with clk1 high,
shown in Fig. 3. KVL gives (1)–(6) for Loop1 through Loop6 in Fig. 3. KCL provides (7) and (8). The former
corresponds to Cutset1, while the latter is for Cutset2. Vi1(Vin) and Vi1(Cj) represent the input voltage Vin and
the voltage at the rising edge of clk1 at a given capacitor Cj , respectively, as Fig.2 shows. Q1(Vin) and Q1(Cj)
refer to the net charge provided through Vin and the net charge flowing into the capacitor under study, respectively,
during clk1 high.
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Fig. 3. Dickson charge pump with 3× gain (LQP3×) with clk1 high.






















Q1(Vin) +Q1(C2) = Q1(C1) +Q1(βC1) +Q1(αC2) (7)
0 = Q1(C2) +Q1(βC2) +Q1(Cs) + IoutTD (8)
Equations (1)–(8) can be expressed in matrix formulation through (9), with A1 and B1 given in (10) and (11).
Vi1 is a column vector whose elements are Vi1(Vin) and Vi1(Cj), and Q1 is a column vector whose elements are
Q1(Vin) and Q1(Cj). Both matrices are listed in Appendix A. K1 is a column vector that takes into account the
effect of the current load, Iout. It is given by (12), where D is the clock duty cycle and T the clock period.




0 −1αC1 0 0 0 0 0 0
0 0 −1C1 0 0 0 0 0
0 0 0 −1βC1 0 0 0 0
0 0 0 0 −1αC2 0 0 0




0 0 0 0 0 1C2 0
−1
Cs
1 0 −1 −1 −1 1 0 0
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0 −1 0 0 0 0 0 0
1 0 −1 0 0 0 0 0
1 0 0 −1 0 0 0 0
1 0 0 0 −1 0 0 0
1 0 0 0 0 1 −1 0
1 0 0 0 0 1 0 −1
0 0 0 0 0 0 0 0






0 0 0 0 0 0 0 IoutTD
)t
(12)
The next step is to consider the situation with clk2 high, shown in Fig. 4 for LQP3×. Similarly to the phase with
clk1 high, KVL and KCL lead to a set of equations that can be written in matrix formulation as in (13), with A2,
B2 and K2 given in (14), (15) and (16). Vi2 is a column vector whose elements are Vi2(Vin) and Vi2(Cj), and
Q2 is a column vector whose elements are Q2(Vin) and Q2(Cj). Both matrices are listed in Appendix A.








0 0 0 0
0 0 0 0 −1αC2 0 0 0








1 −1 1 0 0 0 0 0
0 0 −1 −1 0 −1 −1 0








1 −1 0 0 0 0 0 0
1 0 1 −1 0 0 0 0
0 0 0 0 −1 0 0 0
1 0 1 0 0 −1 0 0
1 0 1 0 0 0 −1 0
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0






0 0 0 0 0 0 0 IoutT (1−D)
)t
(16)
Through (17) and (18), the two matrices that represent the voltage at all elements at the falling edge of clk1 and
clk2, Ve1 and Ve2 respectively, are found. Both matrices are listed in Appendix A. The charge consumed by each
capacitor, Q1 and Q2, is calculated through (9) and (13).
Ve1 = Vi1 +CQ1 (17)
Ve2 = Vi2 +CQ2 (18)
Similarly to the procedure followed in [27], where Ve1 = Vi2 and Ve2 = Vi1 is supposed, after some basic






where Vi is the initial voltage across each capacitor at t = 0 (m = 0) and P, W1 and W2 resulting from operations
with matrices A1, B1, A2 and B2. The expressions for P, W1 and W2 are listed in Appendix A.
























with M, N1 and N2 resulting from operations with matrices A1, B1, A2 and B2. The expressions for M, N1
and N2 can be found in Appendix A.
B. Model with charge reusing technique
Parasitic capacitances cause charge wasted during the circuit operation and the gain of the charge pump is
decreased. The charge reusing technique leads to higher gain and better charge or energy efficiency [13].
The charge reusing technique links all bottom parasitic capacitances between the falling edge of clk1 and the
rising edge of clk2, and between the falling edge of clk2 and the rising edge of clk1, as Fig. 1 and Fig. 2 show. In
so doing, the voltage across the capacitors at the falling edge of clk1, Ve1, is not longer the same as that at the
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Fig. 5. Dickson charge pump with 3× gain (LQP3×) with clk3 high implementing the charge reusing technique.
rising edge of clk2, Vi2, because a third non-overlapping clock signal, clk3, drives the additional switches that link
some bottom parasitic capacitances (see Fig. 2 and Fig. 5). During clk3, Ve1 changes to an intermediate voltage
V′e1, being Vi2 = V
′
e1. Similarly, at the start of the next cycle, Vi1 = V
′
e2. This is an iterative process across the
clock cycles of the transient time of the charge pump. Inserting these new values for Vi2 and Vi1 in the procedure
to obtain (19) and (20), the voltages across the capacitors and the charge consumed at the end of the mth cycle are
found.
Algorithm 1 conveys a summary of the main steps of this procedure for LQP3×. This procedure would be the
same for more stages or for any other capacitive DC-DC converter topology. If charge reusing is considered after
the falling edge of clk1, the charge flows between nodes A and B until their voltages equal each other. For LQP
under this situation, the voltage at node A is grounded and the voltage at node B is Vin at the start of clk3. This
can be expressed as the voltage across the bottom parasitic capacitances Ve1(αCjA) = 0 and Ve1(αCjB ) = Vin,
respectively. Therefore, (21) and (22) can be calculated at the end of clk3 for a charge pump with N stages, where
the floor function x is the largest integer not greater than x. We assume the same size for all capacitors Cj in LQP,
but for other topologies, Cj should be appropriately sized [19]. It should be noted that Ve1(αCjA) = Ve1(αC1)
and Ve1(αCjB ) = Ve1(αC2) for LQP3× as Fig. 5 shows.
V ′e1(αCjA) =
Ve1(αCjB ) N2 
N
(21)
V ′e1(αCjB ) =
Ve1(αCjB ) N2 
N
(22)
To calculate the voltage across the top parasitic capacitances, V ′e1(βCj), the charge balance law (QBL) that states
that in a system of capacitors, the net sum of all charges in a node at any instance of the charge transfer is equal
to zero, should be applied. This law can be expressed by (23), in which the charge in Cj and βCj just after the
falling edge of clk1, Q, is equal to the charge just before the rising edge of clk2, Q′.
Q(Cj) +Q(βCj) = Q
′(Cj) +Q′(βCj) (23)
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Finally through (25), we have V ′e1(Cj),
V ′e1(Cj) = V
′
e1(βCj)− V ′e1(αCj) (25)
Similarly, V′e2 can be obtained after the falling edge of clk2. For LQP under this situation, at the start of clk3
the voltage at nodes A and B is Vin and ground respectively, yielding
V ′e2(Cj) = V
′














with the ceiling function x being the smallest integer not less than x.
Algorithm 1 Pseudocode to calculate V ′e1 and V ′e2 in LQP3× when charge reusing is considered
1: if between falling edge of clk1 and rising edge of clk2 then
2: V ′e1(αC1) =
Ve1(αC2)
2
3: V ′e1(βC1)← QBL
4: V ′e1(C1) = V
′
e1(βC1)− V ′e1(αC1)
5: V ′e1(αC2) =
Ve1(αC2)
2
6: V ′e1(βC2)← QBL
7: V ′e1(C2) = V
′
e1(βC2)− V ′e1(αC2)
8: else if between falling edge of clk2 and rising edge of clk1 then
9: V ′e2(αC1) =
Ve2(αC1)
2
10: V ′e2(βC1)← QBL
11: V ′e2(C1) = V
′
e2(βC1)− V ′e2(αC1)
12: V ′e2(αC2) =
Ve2(αC1)
2
13: V ′e2(βC2)← QBL










Ideal switch Transmission gate
LQP8x 3.07 h 6.04 days 1.91 min
FQP8x 4.55 h 13.80 days 2.12 min
EQP8X 4.33 h 10.69 days 1.47 min
IV. MODEL ANALYSIS
This section addresses an analysis of the accuracy of our model. The first subsection describes the implementation
of the model in a matrix-based language. The second subsection presents the application range where our model
has high accuracy. Finally, the third subsection introduces a comparison between the results with our model and
both experimental measurements and circuit-level simulations and with other models in the literature.
A. Model Implementation
The model introduced in Section III including parasitic capacitances with and without charge reusing has been
implemented for any number of stages in a matrix-based language, MATLAB R©, yielding fast results. Based on
this implementation, we built a user-friendly open-access simulator available at [34]. The results shown in the next
sections are from this simulator.
Table I compares the simulation time for different charge pumps from a widely used circuit-level simulator using
both ideal switches and transmission gates and those of our simulator. To run the simulations an Intel R© Xeon
CPU E5-2637 v2 at 3.5 GHz with 64 Gb RAM was used. The data shown correspond to a switching frequency of
250 kHz and a Cs/Ct ratio of 10
4, where Ct is the sum of the flying capacitors. As seen, the computation time
savings using our model are very large, especially when the charge pump features transmission gates. The model
is up to 175× faster than circuit-level simulations with ideal switches and up to 10000× faster when real switches
are considered.
B. Application Range
The model developed in this paper is based on the assumption that the capacitors are fully charged during each
clock phase, i.e. the charge pump works in the SSL regime. Fig. 6 shows the current on a flying capacitor of an LQP
at different clock frequencies, being this behavior similar for all capacitive charge pump circuits. Fig. 6(a) shows
the case when the current at the end of each clock cycle is zero. This means that the capacitor is fully charged
and the charge pump works in the SSL regime. In Fig. 6(b) the current at the end of each clock cycle is near zero,
therefore the charge pump works in the limit of SSL mode. In these two cases, simulation results from our model
match circuit-level simulations very accurately. Finally, in Fig. 6(c) the flying capacitor is not fully charged because
the current is not zero at the end of each clock cycle and the charge pump operates outside the SSL regime. Under
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(b) Limit of SSL regime







































(c) Out of SSL regime
Fig. 6. Different work regimes for capacitive charge pumps.
this condition our model presents a loss of accuracy whose magnitude depends on the charge level of the flying
capacitors. Next, we will derive an expression to quantify the boundary layer of the SSL operating region.
To ensure that the capacitive charge pump works in the SSL regime, where applications such as low power
consumption or energy harvesting are designed because the conversion efficiency is generally maximized in presence





being Rtotal the sum of the on-resistance of the switches and the Equivalent Series Resistance (ESR) of the
capacitors, and Ctotal the sum of the capacitance of the largest flying capacitor (Cj) with its parasitic capacitances
(αCj and βCj) and the parasitic capacitances from the switches (Csw).
If the switches are implemented with transmission gates, the on-resistance depends on the working region of the







VDD − |VTH | − 12 (VDD − VDS)
) (31)
where μ is the hole mobility, Cox the capacitance per unit gate area of the oxide layer, W and L the gate width
and length of the PMOS transistor, respectively, VDD the supply voltage, VTH the threshold voltage and VDS the
drain-source voltage. Therefore, assuming that the ESR of the flying capacitors is negligible, Rtotal can be taken
approximately equal to ronPMOS . Also, for the same operating conditions of the transistors, the parasitic capacitance
of a transmission gate can be estimated through (32),
Csw = Cox W L (32)
Finally from (30), (31) and (32), the limit of the SSL regime for a specific technology of any capacitive charge
pump circuit can be calculated through (33) as,
f <
1
10 ronPMOS (Cj + αCj + βCj + Csw)
(33)
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SSL limit: (34) with 4% of error
SSL limit: theoretical from (33)
(a) LQP5× with Cj = 17.5 fF (Ct = 4× 17.5 fF)





















SSL limit: (34) with 4% of error
SSL limit: theoretical from (33)
(b) LQP5× with Cj = 25 pF (Ct = 4× 25 pF)
Fig. 7. Limit of SSL regime: theoretical from (33), and measured assuming 4% error.
(33) sets the boundary layer of the SSL working region, where the model is highly accurate. Nevertheless, it is
also possible to apply our model beyond this region assuming a certain error level with respect to the outcome of
a circuit-level simulator. The error level is calculated through (34),
error (%) =
|(Gmod − 1)− (Gsim − 1)|
Gmod − 1 × 100 (34)
with Gmod being the gain from our model, and Gsim the one from the circuit-level simulator.
Fig. 7 plots with a solid-line with dots the 0% error SSL boundary layer and the one corresponding to a 4% error
in the design space given by the switching frequency, f , and the width of the transmission gate, W , for an LQP5× on
an integrated circuit in standard 0.18 μm CMOS technology under the conditions of low and large Cj . In both cases
we have set L = 180 nm. As apparent, this study can be extended to other charge pump topologies. The area below
these two curves are the regions where the switching frequency and the width of the transmission gates guarantee
SSL operation with either zero or up to 4% error levels. As expected, the SSL region changes meaningfully with the
flying capacitor values. The shape of the curve is difficult to predict because of the different regions of operation
of the switches, and the inherent nonlinearity of parameters like the transmission gate resistances and parasitic
capacitances.
Parasitic capacitances from the switches, Csw, as well as dynamic effects such as charge injection and feedthrough
affect the gain when Csw ≈ Cj . In practice, it is hard to isolate these two effects through simulation. Both effects,
however, can be accounted for by introducing two new parameters, αeff and βeff, as the effective α and β values.
To obtain these values, a trial-and-error comparison between our model and a circuit-level simulation is needed, as
it is not possible to extract an equation to calculate the exact value for Csw because this capacitance changes with
the operating region of the switches. Thus, αeff and βeff act as fitting parameters between circuit-level simulations
and our model, and they replace α and β. This procedure includes the leakage currents in αeff and βeff. After the
iterative process to find αeff and βeff, we can estimate capacitances Csweff,α and Csweff,β through (35) and (36).
Csweff,α and Csweff,β are not actual capacitances in the circuit but they are introduced to include the global effect of
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TABLE II
EFFECTIVE Csw FOR LQP5× WITH Cj = 17.5 FF IN STANDARD 0.18 μM CMOS TECHNOLOGY
Cj = 17.5 fF (α = 0.1, β = 0.05)
W (μm) Csweff,α (fF) Csweff,β (fF) αeff βeff
0.24 5.73 7.17 0.1819 0.1524
0.5 10.19 12.37 0.2455 0.2267
0.75 14.45 17.17 0.3065 0.2953
1 18.58 21.97 0.3654 0.3639
1.25 22.61 26.49 0.4230 0.4285
1.5 26.47 31.15 0.4781 0.4950
the capacitances from all the switches in the charge pump, as well as all the dynamic effects (charge injection and
feedthrough) and all the leakage currents.
Csweff,α = (αeff − α)Cj (35)
Csweff,β = (βeff − β)Cj (36)
We have found that, for each topology, these effective capacitances only depend on the number of stages and
the dimension of the switches. Therefore, once these global effective capacitances are determined for a particular
number of stages and dimensions of the switches, our model can be used to study the effect of changing Cj , α
or β, with the new αeff (α,Cj) and βeff (β,Cj) calculated through (37) and (38) from the Csweff,α and Csweff,β for
those particular conditions.








As an example, Table II and Table III summarize the values for Csweff,α and Csweff,β as well as αeff and βeff for
the different gate widths depicted in Fig. 7(a) and Fig. 7(b) respectively. In the situation in Fig. 7(a), the gain of
the charge pump is severely affected by Csweff since Csweff ≈ Cj , so αeff 	 α and βeff 	 β even for low W values
as can be seen in Table II. However, when Csweff 
 Cj , Table III, αeff ≈ α and βeff ≈ β and the effect of the
switches can be neglected with only small corrections for large W .
Finally, Table IV collects frequency and gate widths of different applications found in the literature that work in
the SSL regime. It should be noted that although Dynamic Voltage Frequency Scaling (DVFS) and NTV designs
employ step-down capacitive DC-DC converters, our model would still be valid in these cases, as it is based on
KCL and KVL.
IEEE TRANSACTIONS ON POWER ELECTRONICS
TABLE III
EFFECTIVE Csw FOR LQP5× WITH Cj = 25 PF IN STANDARD 0.18 μM CMOS TECHNOLOGY
Cj = 25 pF (α = 0.1, β = 0.05)
W (μm) Csweff,α (pF) Csweff,β (pF) αeff βeff
0.24 5.73×10−3 7.17×10−3 0.1 0.05
1 18.58×10−3 21.97×10−3 0.1 0.05
10 83.40×10−3 0.15 0.1 0.05152
25 0.14 0.48 0.1014 0.05481
50 0.35 1.04 0.1035 0.06037
75 0.55 1.61 0.1055 0.06609
100 0.74 2.19 0.1074 0.07193
125 0.94 2.79 0.1094 0.07791
150 1.11 3.40 0.1111 0.08402
175 1.27 4.02 0.1127 0.09021
200 1.44 4.65 0.1144 0.09646
225 1.60 5.27 0.1160 0.10275
250 1.79 5.90 0.1179 0.10901
275 1.96 6.53 0.1196 0.11527
300 2.14 7.15 0.1214 0.12147
TABLE IV
DC-DC CONVERTER APPLICATIONS IN THE SSL REGIME
Energy Harvesting Flash Memories DVFS, NTV
[35], [36] [18] [37]–[40]
Frequency < 1 MHz ∼ 50 MHz 100-700 MHz
Gate Width ∼ 500 nm > 25 μm > 50 μm
Cj ∼ 10 pF ∼ 50 pF ∼ 100 pF
Fig. 8. Experimental set-up for the validation of our model.
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Fig. 9. PCB with DC-DC converters LQP8×, FQP8× and EQP8× with and without charge reusing.
C. Model Validation
In this subsection and without loss of generality the model is validated with both experimental results and circuit-
level simulations for the minimum common gain of the three main topologies of capacitive DC-DC converters, that
is, LQP8×, FQP8× and EQP8×. Also, we compare our models with dynamic models found in the literature [23],
[24], [27]. The comparison with the model addressed in [28]–[32] is not straightforward. Obtaining simulation
data with such models for complex topologies like FQP8× or EQP8× with parasitic capacitances would be a very
lengthy process, exceeding the scope of this paper.
With respect to the model addressed in [23] and [24], it is intended for LQP and it does not account for current
load nor for top parasitic capacitances. Therefore, it is only applicable to purely capacitive loads with bottom
parasitic capacitances. For the sake of clarity, the model is reproduced in (39) and (40), where Vout is the output
voltage in the load capacitor Cs, ttarget is the time needed to reach a given output voltage, N the number of stages,
C the flying capacitors, Vout(0) the output voltage at t = 0, Vout(ttarget) the output voltage at t = ttarget and Q
the charge consumed from t = 0 to ttarget.
ttarget = T
(













[Vout(ttarget)− Vout(0)] + αCtVDD ttargetT (40)
As said above, the model introduced in [27] does not account for parasitic capacitances and charge reusing.
The experimental set-up for our model validation is shown in Fig. 8. It comprises a Data Acquisition (DAQ)
board with NI LabVIEW to both provide the clock signals for the DC-DC converters and make the measurements.
The DC-DC converters are laid down in a Printed Circuit Board (PCB), as Fig. 9 shows. The DC-DC converters
are implemented with tantalum capacitors with nominal values Cj = 1 μF with 20% of tolerance, and with circuits
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Experimental: α, β = 0.1, Iout = 0
CAD: α, β = 0.1, Iout = 0
This work w/o charge reusing: α, β = 0.1, Iout = 0
CAD: α, β = 0, Iout = 0
Wong [27]: Iout = 0
CAD: α = 0.1, β = 0, Iout = 0
This work w/o charge reusing: α = 0.1, β = 0, Iout = 0
Tanzawa [23] + Palumbo [24]: α = 0.1
CAD: α, β = 0.1, Iout = 100 μA
This work w/o charge reusing: α, β = 0.1, Iout = 100 μA
CAD: α, β = 0, Iout = 100 μA
Wong [27]: Iout = 100 μA
(a) Output voltage




















Experimental: α, β = 0.1, Iout = 0
CAD: α, β = 0.1, Iout = 0
This work w/o charge reusing: α, β = 0.1, Iout = 0
CAD: α, β = 0, Iout = 0
Wong [27]: Iout = 0
CAD: α = 0.1, β = 0, Iout = 0
This work w/o charge reusing: α = 0.1, β = 0, Iout = 0
Tanzawa [23] + Palumbo [24]: α = 0.1
CAD: α, β = 0.1, Iout = 100 μA
This work w/o charge reusing: α, β = 0.1, Iout = 100 μA
CAD: α, β = 0, Iout = 100 μA
Wong [27]: Iout = 100 μA
(b) Charge consumed
Fig. 10. Comparison of the model in this paper, circuit-level simulations and other models in the literature for the dynamic response of LQP8×.












Experiemental: α, β = 0.1, Iout = 0
CAD: α, β = 0.1, Iout = 0
This work w/o charge reusing: α, β = 0.1, Iout = 0
CAD: α, β = 0, Iout = 0
Wong [27]: Iout = 0
CAD: α, β = 0.1, Iout = 100 μA
This work w/o charge reusing: α, β = 0.1, Iout = 100 μA
Simulation: α, β = 0, Iout = 100 μA
Wong [27]: Iout = 100 μA
(a) Output voltage


















Experiemental: α, β = 0.1, Iout = 0
CAD: α, β = 0.1, Iout = 0
This work w/o charge reusing: α, β = 0.1, Iout = 0
CAD: α, β = 0, Iout = 0
Wong [27]: Iout = 0
CAD: α, β = 0.1, Iout = 100 μA
This work w/o charge reusing: α, β = 0.1, Iout = 100 μA
Simulation: α, β = 0, Iout = 100 μA
Wong [27]: Iout = 100 μA
(b) Charge consumed
Fig. 11. Comparison of the model in this paper, circuit-level simulations and other models in the literature for the dynamic response of EQP8×.
TS5A23166 as switches (Ron = 0.9 Ω). Top and bottom parasitic capacitances to reproduce actual conditions of an
integrated circuit were included with tantalum capacitors of the same series with nominal values αCj , βCj = 100 nF,
which means α, β = 0.1. With these data, according to (33), fL = 90 kHz is the limit frequency for the DC-DC
converters to be within the SSL regime. In our experimental set-up we have chosen a clock period T = 500 μs
with a pulse width of 235 μs for clk1 and clk2. The period of signal clk3, which provides charge reusing, is set at
T = 250 μs with a pulse width of 14.25 μs, enough to complete the charge distribution between the corresponding
nodes in the charge pump under study. The input voltage is set to Vin = 0.25 V. Thus, for the three charge pumps
the ideal output voltage at t→∞ is Vout = 2 V with gain G = 8. The output capacitor is also a tantalum capacitor,
whose size is chosen as Cs = 100 μF. Fig. 10 - Fig. 12 convey results for several static current loads, while Fig. 13
gathers transient results with dynamic current loads.
Voltages are directly measured through the DAQ system. The charge drawn from the input voltage source is
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indirectly measured through a 1.9 Ω resistor placed in the input of the charge pumps, integrating its current along
time. This resistor does not affect the charge pump behavior because the measurements are made in the SSL regime.
Circuit-level simulations have been performed for a standard 0.18 μm CMOS technology with switches sized at
W = 100 μm and L = 180 nm to yield the same behavior as that of the switches of the experimental setup. Flying
and parasitic capacitors have been set to the same values as those of the experimental set-up.
Fig. 10(a)–(b) show the comparison of the time response for LQP8× without charge reusing for our model and
the models in [23], [24] and [27]. The output voltage is studied for a capacitive-only load, Iout = 0, and for both
current and capacitive loads, Iout = 0. As seen, the model in [23] and [24] underestimates the time response and
overestimates the gain because it does not include the parasitic capacitances, as it can be seen in (39). The same
happens to the model in [27]. It should be noted that only the top parasitic capacitances affect the gain and the
time response. As said above, the expected gain is 8×, yielding Vout = 2 V. Nevertheless, the actual gain is 7.36×,
leading to Vout = 1.84 V in steady state. Finally, for LQP with Iout = 100 μA in Fig. 10(a), the gain is greatly
affected by the current load, changing from 7.36× for a purely capacitive load to 6.09× for a current load. Also,
for the actual situation the gain predicted by [27] drops from 6.60× to 6.09×.
Concerning charge, when parasitic capacitances are not taken into account as in [27], Fig. 10(b), the charge
consumption in the steady state is wrongly estimated to be null for charge pumps with purely capacitive loads.
However, when accounting for parasitic capacitances the actual situation is that their charge and discharge process
increases the charge consumption, as our model shows. The models in [23] and [24] plotted in Fig. 10(b) account
only for the bottom parasitic capacitances, as it can be seen in (40). Nevertheless, the top parasitic capacitances
also increase the charge consumed, as correctly predicted by our model.
The previous analysis has been extended to the FQP8× and EQP8× topologies. As these two converters feature
a similar behavior and for the sake of brevity, the results are only shown for EQP8× in Fig. 11(a)–(b). As we can
see, the gain and time response are greatly affected by both parasitic capacitances. This causes a voltage drop from
Vout = 2 V for the ideal EQP8× down to Vout = 0.87 V as Fig. 11(a) shows. A similar conclusion is drawn when
studying the charge consumed by FQP and EQP: including parasitic capacitances increases the charge consumed
by the charge pump. Fig. 11(b) shows the situation for EQP8×. Also, as in the previous analysis and as expected
in the SSL mode, the model simulations match accurately experimental results and circuit-level simulations. The
small differences between the model and the experimental results are mainly due to the capacitors tolerance.
Next, we study the accuracy of our model with charge reusing. The three main topologies are studied, showing an
increase of the efficiency in all cases, but for the sake of brevity only the results for EQP8× are shown in Fig. 12.
The charge reusing approach improves the gain of FQP and EQP. In EQP8× with purely capacitive load, the gain
increases from 3.46× for the standard charge pump solution to 4.65× for the charge pump with the charge reusing
approach. For the same charge pump with current load, the gain increases from 2.58× to 3.51×. For FQP8× with
purely capacitive load, the gain is improved from 4.84× to 5.79× and for the same architecture with current load,
the gain increases from 3.98× to 4.75×. Regarding the LQP, the gain remains the same with charge reusing as for
the standard LQP architecture.
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Experimental w charge reusing: Iout = 0
CAD w charge reusing: Iout = 0
EQP8× w charge reusing: Iout = 0
EQP8× w/o charge reusing: Iout = 0
CAD w charge reusing: Iout = 100 μA
EQP8× w charge reusing: Iout = 100 μA
EQP8× w/o charge reusing: Iout = 100 μA
(a) Output voltage


















Experimental w charge reusing: Iout = 0
CAD w charge reusing: Iout = 0
EQP8× w charge reusing: Iout = 0
EQP8× w/o charge reusing: Iout = 0
CAD w charge reusing: Iout = 100 μA
EQP8× w charge reusing: Iout = 100 μA
EQP8× w/o charge reusing: Iout = 100 μA
(b) Charge consumed
Fig. 12. Comparison of the dynamic response for EQP8× with and without charge reusing approach.
TABLE V
COMPARISON OF THE THREE MAIN CAPACITIVE CHARGE PUMP TOPOLOGIES
LQP8× FQP8× EQP8×
α β Iout(μA) Gain Δ (%) Gain Δ (%) Gain Δ (%)
without charge reusing 0 0 0 8.00 0 8.00 0 8.00 0
without charge reusing 0.1 0.1 0 7.36 8.00 4.84 39.50 3.46 56.75
with charge reusing 0.1 0.1 0 7.36 8.00 5.79 27.62 4.65 41.88
without charge reusing 0 0 100 6.60 17.5 6.5 18.75 5.9 26.25
without charge reusing 0.1 0.1 100 6.09 23.88 3.98 50.25 2.58 67.75
with charge reusing 0.1 0.1 100 6.09 23.88 4.75 40.62 3.51 56.12
Table V summarizes the data addressed above for the different configurations and its deviation with respect to the
ideal case, Δ(%). As seen, the parasitic capacitances decrease the gain of all charge pumps, being EQP the most
sensitive to them. For EQP8× with α, β = 0.1 and without charge reusing, the deviation in the gain is 56.75%.
The charge reusing approach improves the gain, decreasing this deviation to 41.88%. A current load also introduces
a deviation in the gain. In EQP8× with α, β = 0.1 and Iout = 100 μA without charge reusing the deviation is
67.75%, which decreases down to 56.12% with charge reusing.
With respect to the time response, the charge reusing technique does not modify the transient response of LQP,
but it shortens the time response of FQP and EQP. Regarding the charge consumed, Fig. 12(b) shows how the
charge consumed by the charge pump and, therefore, the efficiency is improved for EQP8× when charge reusing
is implemented.
Finally, we study the transient response of charge pumps driving both capacitor and dynamic loads. The dynamic
load is implemented as a resistor RL which is connected and disconnected to/from the charge pump in steady state
through pulses triggered by the DAQ system. The effect of RL is included in our model through the Iout term,
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Experimental w charge reusing: RL = 1 kΩ
This work w charge reusing: RL = 1 kΩ
Experimental w charge reusing: RL = 10 kΩ
This work w charge reusing: RL = 10 kΩ
Experimental w charge reusing: RL = 20 kΩ
This work w charge reusing: RL = 20 kΩ
(a) Output voltage



















Experimental w charge reusing: RL = 1 kΩ
This work w charge reusing: RL = 1 kΩ
Experimental w charge reusing: RL = 10 kΩ
This work w charge reusing: RL = 10 kΩ
Experimental w charge reusing: RL = 20 kΩ
This work w charge reusing: RL = 20 kΩ
(b) Charge consumed
Fig. 13. Dynamic load response of an FQP8× with charge reusing.
which is assumed to be constant during each cycle and its value is updated through (41) and (42) in the rising
edges of clk1 and clk2, respectively. Iout1 and Iout2 replace Iout in K1 and K2 in (12) and (16). Vi1(Cs) and









Fig. 13 compares both experimental results and simulations with our model for an FQP8× with parasitic ca-
pacitances and charge reusing for several values of RL. During the steady state of the charge pump, at t = 3 s,
a switch connects RL to the DC-DC converter for two seconds. The RL is subsequently disconnected from the
DC-DC converter at t = 5 s. Fig. 13(a) shows the transient for the output voltage. We can see how Vout drops
when RL is connected. The smaller the resistor, the larger the voltage drop. Similarly, the smaller the resistor, the
shorter the fall time, which is 0.16 s for RL = 1 kΩ and 0.51 s for RL = 20 kΩ. Fig. 13(a) also shows how the
charge pump goes back to the previous steady state when the resistor load RL is disconnected. Rise time is 0.58 s
regardless of RL, as rise times do not depend on the initial voltage at RL. As Fig. 13(b) shows, smaller RL values
imply a larger amount of charge drained by the charge pump. The small differences between our model and the
experimental results are mainly due to the capacitors tolerance.
We have also used our model to measure the output impedance, Rout, of a charge pump assuming a DC-DC
converter model driving a storage capacitor Cs and a dynamic resistive load as that of Fig. 14. Signal φ is provided
by the DAQ board to set the dynamic load. Rout can be calculated through (43), where V is the voltage drop
when RL is connected and IRL the current through RL in the steady state. The experimental procedure to measure
Rout was to average the results from the three different load resistors of Fig. 13, i.e., RL = 1, 10 and 20 kΩ.
Deviations among Rout from such three RL values are negligible. The measurements are in the range 2-25 kHz,
guaranteeing that the DC-DC converter works within the SSL regime.
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Fig. 14. Output impedance model of a capacitive DC-DC converter with dynamic load.


















Experimental w charge reusing: α, β = 0.1
This work w charge reusing: α, β = 0.1
Experimental w/o charge reusing: α, β = 0.1
This work w/o charge reusing: α, β = 0.1
Experimental w/o charge reusing: α, β = 0
This work w/o charge reusing: α, β = 0
[15] with α, β = 0





Fig. 15 shows experimental results along with theoretical values from both our model with and without charge
reusing and parasitic capacitances and the model from [15] without charge reusing and without parasitic capacitances.
Experimental results are in good agreement with theoretical expressions. We can also see that the lack of parasitic
capacitances, α, β = 0, leads to higher Rout values. Also, the charge reusing technique increases Rout slightly with
respect to the case with α, β = 0 [13].
V. DESIGN PROCEDURE
This section shows the design procedure of a charge pump with our model. The first subsection describes the
guidelines for an easy use of our model in the design process of a DC-DC converter. In the last subsection, the
design procedure is illustrated with a case study for energy harvesting.
A. Guidelines To Use Our Model
Fig. 16 shows two flow diagrams which drive the design procedure for two different situations. The design with
our web simulator follows such flow diagrams [34].
















































(b) Goals: N and Ct.
Fig. 16. Guidelines to design DC-DC converters with our model.
On the one hand, Fig. 16(a) describes a situation where the goals are the number of stages, N , and the time
ttarget needed to reach the target voltage, Vtarget. The input data depend on both the particular application (Vin,
f , Ct, Cs, Iout and the voltage in Cs at t = 0, Vout0) and the technology (α and β). The iterative process starts
with N = 1 and then N is increased until Vtarget is reached. After that, more simulations with higher N can be
run in order to find the optimal ttarget.
On the other hand, Fig. 16(b) addresses the case where the goals are N and Ct, and ttarget is fixed by the
particular application. The iterative process starts with N = 1 and Ct = Cs. When the minimum number of stages
is found, Ct is modified to meet its optimum value.
B. Case Study: Energy Harvesting
This subsection shows a case study of a charge pump circuit design based on the procedure of Fig. 16(a) for
micro-energy harvesting. As an example of a practical case, in [35] or [36] a system with light energy harvesting
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LQP w/o charge reusing
LQP w charge reusing
FQP w/o charge reusing
FQP w charge reusing
EQP w/o charge reusing
EQP w charge reusing
Fig. 17. Time needed to reach Vout = 1.8 V from Vin = 0.4 V for LQP, FQP and EQP with different gains.
capability is designed in which our model with our web simulator could be applied to design the DC-DC converter.
For a given area, there are two main performance metrics of interest in the design of charge pumps for micro-
energy harvesting, namely, 1) charge efficiency measured through the charge drawn by the charge pump from the
energy transducer, which should be as low as possible, and 2) the time it takes the charge pump to rise up the
voltage produced by the energy transducer to the voltage of interest, ttarget, which should be as short as possible
too. As it will be shown below, charge efficiency and time response make up a trade-off in the design space. The
simulations shown in this section are intended for a micro photovoltaic cell in standard 0.18 μm CMOS technology
with VDD = 1.8 V. The design procedure is illustrated with and without the charge reusing approach.
Concerning the parameters for our simulator, we have assumed a given area of 0.1 mm2 for the charge pumps,
which for a standard MIM technology (1 fF/μm2) means a total capacitance of Ct = 100 pF. The clock cycle
for clk1 and clk2 is set as T = 4 μs with transmission gates at minimum size, and clk3 is set as T = 2 μs with
a pulse width of 40 ns. These parameters make (33) comply with the operating condition in the SSL regime. In
energy harvesting applications the charge pump load is purely capacitive to store the energy harvested, so Iout = 0,
while Cs = 10 μF is chosen as storage capacitor. It should be noted that Cj 
 Cs, which occurs when the energy
transducer and the circuit to which the energy scavenged from the environment is supplied share the same silicon
substrate [41]. Vin = 0.4 V is taken as a typical voltage that can be produced by a micro photovoltaic DC energy
transducer.
Fig. 17 shows the time needed to reach VDD by LQP, FQP and EQP under the constraint of the same area.
Different number of stages are compared, and the minimum gain shown is the minimum gain to reach VDD. In the
case of LQP, 6× gain provides the fastest response. For FQP and EQP, 8× gain is the best solution in both cases,
without and with charge reusing. Concerning charge consumed or similarly for charge efficiency, a topology with
less stages consumes less charge as Fig. 18 shows. A 5× gain is the best option for LQP and FQP, and 8× gain
for EQP. Comparing all data for the three topologies, LQP provides the fastest response, and also, it is the solution
with the best charge conversion efficiency (6× and 5× gains respectively).
Analyzing Fig. 17 and Fig. 18, we see that, in general, the solution that minimizes the time response is not the
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LQP w/o charge reusing
LQP w charge reusing
FQP w/o charge reusing
FQP w charge reusing
EQP w/o charge reusing
EQP w charge reusing
Fig. 18. Charge needed to reach Vout = 1.8 V from Vin = 0.4 V for LQP, FQP and EQP with different gains.
same that minimizes charge consumption. Nevertheless, particular design conditions might lead to solutions that
optimize both charge conversion efficiency and time response. This is the case of EQP8×.
VI. CONCLUSION
This paper introduces an accurate model of the dynamic behavior of standard two-phase switched-capacitor DC-
DC converters and their charge reusing version with top and bottom parasitic capacitances in the SSL regime. The
model was illustrated for three well-known capacitive DC-DC converter topologies, i.e., LQP, FQP and EQP. The
charge reusing approach reduces the charge consumed by LQP and both gain and charge consumed for FQP and
EQP. The paper addresses a methodology to design the DC-DC converter outside the SSL regime with a given error
level with respect to circuit-level simulations in the switching frequency and switching transistor width parameter
space. It includes a validation with experimental results and circuit-level simulations in the SSL region, as well as
a comparison with other models in the literature for LQP, FQP and EQP for both current and capacitive loads. The
model also tackles dynamic loads, that combined with transient analysis permit to measure the output impedance of
the DC-DC converter under study. Our model accounts for actual conditions that are not included in other models
in the literature, featuring more accurate results. From the developed model, a web simulator that is up to 10000×
faster than circuit-level simulators is built. As an example of applicability, the model in this paper is used as a
design tool to choose the best configuration in terms of speed and charge conversion efficiency for micro-energy
harvesting constraints.
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APPENDIX A
MATRICES
Matrices Vi1, Ve1, Q1, Vi2, Ve2, Q2, C, P, W1, W2, M, N1 and N2 defined in Section III were obtained












































































































, 1Cs } (50)
P = (I−CA−12 B2)(I−CA−11 B1) (51)
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Fig. 19. Schematic of an exponential charge pump with 4× gain. The additional switch for charge reusing is driven by clk3.




M = A−12 B2(CA
−1
1 B1 − I)−A−11 B1 (54)





MODEL EXTENSION TO THE FQP AND EQP TOPOLOGIES
The model for any capacitive charge pump circuit including both top and bottom parasitic capacitances was
illustrated with LQP3× in Section III. In this Appendix and without loss of generality, the model is illustrated for
FQP3× and EQP4×.
Fig. 19 represents the schematic of an exponential charge pump with gain 4×. In this case, since EQP4× has
two branches with two capacitors each, the matrices resulting from applying KVL and KCL to this topology have
a dimension of 14×14. They are shown in (57)–(62).
Fig. 20 represents the schematic of a double Fibonacci charge pump with gain 3×. This configuration is imple-
mented as a parallel connection of two standard FQP in opposite phases. In the SSL regime, the behavior of a
double FQP is similar to the stardard FQP when the total capacitance, Ct, is the same. This structure is needed to
implement the charge reusing technique. The matrices required to apply our model in this case are (63)–(68).
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